

```

1  /*
2  * (C) Copyright 2002
3  * Sysgo Real-Time Solutions, GmbH <www.elinos.com>
4  * Marius Groeger <mgroeger@sysgo.de>
5  *
6  * (C) Copyright 2002
7  * Gary Jennejohn, DENX Software Engineering, <gj@denx.de>
8  *
9  * See file CREDITS for list of people who contributed to this
10 * project.
11 *
12 * This program is free software; you can redistribute it and/or
13 * modify it under the terms of the GNU General Public License as
14 * published by the Free Software Foundation; either version 2 of
15 * the License, or (at your option) any later version.
16 *
17 * This program is distributed in the hope that it will be useful,
18 * but WITHOUT ANY WARRANTY; without even the implied warranty of
19 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
20 * GNU General Public License for more details.
21 *
22 * You should have received a copy of the GNU General Public License
23 * along with this program; if not, write to the Free Software
24 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
25 * MA 02111-1307 USA
26 */
27
28 /*
29  * CPU specific code
30  */
31
32 #include <common.h>
33 #include <command.h>
34 #include <arm920t.h>
35
36 /* read co-processor 15, register #1 (control register) */
37 static unsigned long read_p15_c1 (void)
38 {
39     unsigned long value;
40
41     __asm__ __volatile__(
42         "mrc      p15, 0, %0, c1, c0, 0    @ read control reg\n"
43         : "=r" (value)
44         :
45         : "memory");
46
47 #ifdef MMU_DEBUG
48     printf ("p15/c1 is = %08lx\n", value);
49 #endif
50     return value;
51 }
52
53 /* write to co-processor 15, register #1 (control register) */
54 static void write_p15_c1 (unsigned long value)
55 {
56 #ifdef MMU_DEBUG
57     printf ("write %08lx to p15/c1\n", value);
58 #endif
59     __asm__ __volatile__(
60         "mcr      p15, 0, %0, c1, c0, 0    @ write it back\n"
61         :
62         : "r" (value)
63         : "memory");
64
65     read_p15_c1 ();
66 }
67
68 static void cp_delay (void)
69 {
70     volatile int i;
71
72     /* copro seems to need some delay between reading and writing */
73     for (i = 0; i < 100; i++);
74 }
75
76 // coprocessor register                                .      MMU
77 /* See also ARM Ref. Man. */
78 #define C1_MMU      (1<<0)      /* mmu off/on */
79 #define C1_ALIGN    (1<<1)      /* alignment faults off/on */
80 #define C1_DC       (1<<2)      /* dcache off/on */
81 #define C1_BIG_ENDIAN (1<<7)    /* big endian off/on */
82 #define C1_SYS_PROT (1<<8)      /* system protection */

```

```

83 #define C1_ROM_PROT (1<<9)      /* ROM protection */
84 #define C1_IC        (1<<12)    /* icache off/on */
85 #define C1_HIGH_VECTORS (1<<13) /* location of vectors: low/high addresses */
86 #define RESERVED_1   (0xf << 3) /* must be 111b for R/W */
87
88 // lib_arm/board.c  start_armboot
89 int cpu_init (void)
90 {
91     /*
92      * setup up stack if necessary
93      */
94 #ifdef CONFIG_USE_IRQ // include/configs/smdk2410.h  undefine
95     IRQ_STACK_START = _armboot_end +
96         CONFIG_STACKSIZE + CONFIG_STACKSIZE_IRQ - 4;
97     FIQ_STACK_START = IRQ_STACK_START + CONFIG_STACKSIZE_FIQ;
98     _armboot_real_end = FIQ_STACK_START + 4;
99 #else
100     // cpu/arm920t/start.S
101     // armboot
102     _armboot_real_end = _armboot_end + CONFIG_STACKSIZE;
103 #endif /* CONFIG_USE_IRQ */
104     return (0);
105 }
106
107 int cleanup_before_linux (void)
108 {
109     /*
110      * this function is called just before we call linux
111      * it prepares the processor for linux
112      *
113      * we turn off caches etc ...
114      */
115
116     unsigned long i;
117
118     disable_interrupts ();
119
120     /* turn off I/D-cache */
121     asm ("mrc p15, 0, %0, c1, c0, 0": "=r" (i));
122     i &= ~(C1_DC | C1_IC);
123     asm ("mcr p15, 0, %0, c1, c0, 0": "=r" (i));
124
125     /* flush I/D-cache */
126     i = 0;
127     asm ("mcr p15, 0, %0, c7, c7, 0": "=r" (i));
128     return (0);
129 }
130
131 /* ghcstop */
132 /*      disable      ,      cache      mmu      TLB      flush
133      ...      pc      0x00000000      reset      . */
134 int do_reset (cmd_tbl_t *cmdtp, int flag, int argc, char *argv[])
135 {
136     extern void reset_cpu (ulong addr);
137
138     disable_interrupts ();
139     reset_cpu (0); //      0      ,      r0      7f      start.S      pc      .
140     /*NOTREACHED*/
141     return (0);
142 }
143
144 void icache_enable (void)
145 {
146     ulong reg;
147
148     reg = read_p15_c1 (); // coprocessor 15, register 1
149     cp_delay (); //      delay
150     write_p15_c1 (reg | C1_IC); //      . (1<<12),
151 }
152
153 void icache_disable (void)
154 {
155     ulong reg;
156
157     reg = read_p15_c1 ();
158     cp_delay ();
159     write_p15_c1 (reg & ~C1_IC);
160 }
161
162 int icache_status (void)
163 {
164     return (read_p15_c1 () & C1_IC) != 0;

```

```
165 }
166
167 #ifndef USE_920T_MMU
168 /* It makes no sense to use the dcache if the MMU is not enabled */
169 void dcache_enable (void)
170 {
171     ulong reg;
172
173     reg = read_p15_c1 ();
174     cp_delay ();
175     write_p15_c1 (reg | C1_DC);
176 }
177
178 void dcache_disable (void)
179 {
180     ulong reg;
181
182     reg = read_p15_c1 ();
183     cp_delay ();
184     reg &= ~C1_DC;
185     write_p15_c1 (reg);
186 }
187
188 int dcache_status (void)
189 {
190     return (read_p15_c1 () & C1_DC) != 0;
191 }
192 #endif
193
```