

```

4 u-boot startup
5 가 .
.
....^^
...--;
. arm assembly
가 ...^^
가 .
1. arm7 .hwp( )
2. ADS(ARM Development Suite) assembly guide
3. GNU ld manual
4. S3C2410 manual
5. DRAM manual(dram hw ..^^)
가 .
, ....
1. assembly . , ...^^
2. u-boot-1.1.1 가 ( 0.4.0 ...)
...^^(relocation code )
startup code .
board/smdk2410/u-boot.lds
board/smdk2410/config.mk
board/smdk2410/memsetup.S
cpu/arm920t/start.S
start.S , referece .
1> cpu
2> dram
3> flash (relocation area) dram relocate
4> C board/lib_arm/board.c start_armboot() (
dram 가 ... ?....^^)
.
... 가 .
5> 가 config.mk TEXT_BASE .
cpu가 flash 2> 3> dram .
가 offset 가 .
(relocation )
.
board/smdk2410/config.mk
=====
#
# SMDK2410 has 1 bank of 64 MB DRAM
#
# 3000'0000 to 3400'0000
#
# Linux-Kernel is expected to be at 3000'8000, entry 3000'8000
# optionally with a ramdisk at 3080'0000
#
# we load ourself to 33F8'0000

```

```
#
# download area is 3300'0000
#

TEXT_BASE = 0x33F80000
=====

        .          bank6  64 가 dram          (see s3c2410
manual's memory controller part).
        .          physical ram start address+0x8000          entry
point가 3000'8000          .          ramdisk가          가          가 3080'0000
nfs          가          .

u-boot          3300'0000
(          .... ex> tftp 03000000 kernel_img)

TEXT_BASE가          ,          가          가          address          .          , relocation
destination address가          ,          (          )          가          .

        TEXT_BASE linker(gnu ld)          가 linker script(u-boot.lds)          text address
        가          ,          text          base가 0
        0+TEXT_BASE          .          ,          ... ( 가          ...^^)

u-boot.lds ld -Ttext          .

        ld -Ttext org
-Ttext org
org          bss, data,          text          ---          ---          .
org          16          .          16
        `0x'          .

        u-boot.lds          . (          )

board/smdk2410/u-boot.lds

=====
OUTPUT_FORMAT("elf32-littlearm", "elf32-littlearm", "elf32-littlearm")
/*OUTPUT_FORMAT("elf32-arm", "elf32-arm", "elf32-arm")*/
OUTPUT_ARCH(arm)
ENTRY(_start)
SECTIONS
{
    . = 0x00000000;

    . = ALIGN(4);
    .text :
    {
        cpu/arm920t/start.o (.text)
        *(.text)
    }

    . = ALIGN(4);
    .rodata : { *(.rodata) }

    . = ALIGN(4);
    .data : { *(.data) }

    . = ALIGN(4);
    .got : { *(.got) }

    _u_boot_cmd_start = .;
    _u_boot_cmd : { *(.u_boot_cmd) }
    _u_boot_cmd_end = .;

    . = ALIGN(4);
    _bss_start = .;
    .bss : { *(.bss) }
    _end = .;
}
=====

가          .          ...          ...^^,          ld manual
        .          ...
```

```

1> little endian      (arm   가      ?)

2> ENTRY(_start)      u-boot binary      _start      .
    C                  main()              .

3> SECTIONS
(ex> .text)가      setction      .
text section      .

4> . = 0x00000000;      0
ld      -Ttext org      (org      config.mk      TEXT_BASE      )
      0x00000000      , TEXT_BASE      map      .

5> . = ALIGN(4);      4byte align      , text section      cpu/arm920t/start.o
      .      startup      ?

6> data      got section      가      (GOT      ppc      가      가      .      )
      ...      가      가

7> __u_boot_cmd_start      __u_boot_cmd_end      .u_boot_cmd      u-boot      user
interface command structure      .

8> bss section      . bss section      C      global
      ?      0
      uninitialized data      (      ?...^^      bss
      .(bss      가      ....      ....)
      C      가      0      clear      가
      .

9> __u_boot_cmd_start, __u_boot_cmd_end, __bss_start, _end
      global      .      C      , startup
      가

      startup code      .
cpu/arm920t/start.S
board/smdk2410/memsetup.S

가      0.4.0      1.1.1      .      가
      .      가

(      가      .      가      가      가      ...ㅋㅋ)
      ,      System.map      .

      objdump      disassemble      .      .
u-boot Makefile      .
make u-boot.dis      disassemble      . System.map      u-boot.dis
      ...ㅎㅎ

      , arm      register      symbol      .

Assembler Guide
Variable Register(v1~v8)      r4~r11
==> ADS(ARM developer suite v1.1)      Assembly guide, page 3-9
3.3 Predefined registers and coprocessor names
(ghcstop)

ARM      Register      .
A1-A4 (R0-R3, Argument)
V1-V8 (R4-R11, Variable)
SB (R9, Stack Base)
SL (R10, Stack Limit)
FP (R11, Frame Pointer)
IP (R12, Inter-procedure-call scratch register)
SP (R13, Stack Point)
LR (R14, Link Register)
PC (R15, Program Counter)

```

```

fp    R11    .

.
.
.

R0 a1 argumect 1 / interger result /scratch register
R1 a2 argumect 2 / scratch register
R2 a3 argumect 3 / scratch register
R3 a4 argumect 4 / scratch register
R4 v1 register variable 1
R5 v2 register variable 2
R6 v3 register variable 3
R7 v4 register variable 4
R8 v5 register variable 5
R9 sb/v6 static base / register variable 6
R10 sl/v7 stack limit / register variable 7
R11 fp frame pointer
r12 ip scratch reg. / new sb in inter-link-unit calls
R13 sp Lower end of current stack frame
R14 lr link address / scratch register
R15 pc program counter

p0-p15(coprocessors 0-15)
c0-c15(coprocessor registers 0-15)

start.S
=====
#include <config.h>
#include <version.h>

/*
*****
*
* Jump vector table as in table 3.1 in [1]
*
*****
*/

//      start
.globl _start

//      exception vector      .      ...^^
//      , ARM exception
//      reset      cpu      0x00000000      ,      0x00000004...
//
_start: b      reset // exception      0x00000000      . reset
        ldr      pc, _undefined_instruction //exception vector      , ARM
        ldr      pc, _software_interrupt
        ldr      pc, _prefetch_abort
        ldr      pc, _data_abort
        ldr      pc, _not_used
        ldr      pc, _irq
        ldr      pc, _fiq

// exception vector      word(4byte)
_undefined_instruction: .word undefined_instruction
_software_interrupt:   .word software_interrupt
_prefetch_abort:       .word prefetch_abort
_data_abort:           .word data_abort
_not_used:             .word not_used
_irq:                  .word irq
_fiq:                  .word fiq

        .balignl 16,0xdeadbeef

/*
*****
*
* Startup Code (reset vector)
*
* do important init only if we don't start from memory!
* relocate armboot to ram

```

```

* setup stack
* jump to second stage
*
-
==>      rom emulator
include/configs/smdk2410.h  #define CONFIG_INIT_CRITICAL 1

- armboot ram relocate .
- stack .
- second stage .( lib_arm/board.c start_armboot() )

*****
*/

// - config.mk, board/smdk2410/config.mk .
// TEXT_BASE = 0x33F80000
_TEXT_BASE:
.word TEXT_BASE

// _start armboot_start , reset vector .
.globl _armboot_start
_armboot_start:
.word _start

/*
* These are defined in the board-specific linker script.
linker script board/smdk2410/u-boot.lds
*/
.globl _bss_start
_bss_start:
.word __bss_start

.globl _bss_end
_bss_end:
.word _end

#ifdef CONFIG_USE_IRQ
/* IRQ stack memory (calculated at run-time) */
.globl IRQ_STACK_START
IRQ_STACK_START:
.word 0x0badc0de // ...

/* IRQ stack memory (calculated at run-time) */
.globl FIQ_STACK_START
FIQ_STACK_START:
.word 0x0badc0de
#endif

/*
* the actual reset code
*/

/*
* set the cpu to SVC32 mode, privileged .user .
*/
// arm architecture reference manual p.82
mrs r0,cpsr // cpsr r0
bic r0,r0,#0x1f // 0x1f ! r0 and r0 .
// r0 0xffffffe0 and r0 .
// 5 mode clear .
orr r0,r0,#0xd3 // r0 0xd3(10011) or supervisor .
msr cpsr,r0 // r0 cpsr .

// cpu
#if defined(CONFIG_S3C2400) // 2400
#define PWTCON 0x15300000
/* Interrupt-Controller base addresses */
#define INTMSK 0x14400008
/* clock divisor register */
#define CLKDIVN 0x14800014
#elif defined(CONFIG_S3C2410) // 2410
// 1-32, 18-3 , watchdog control register
#define PWTCON 0x53000000
/*

```

```

* Interrupt-Controller base addresses
* 1-26, 14-10, 14-18
-
interrupt mask register:
    .
    가 1 , cpu 32
    가 SRCPND 1 ). mask bit가 0

interrupt submask register:
    .
    가 1 , cpu 11
    가 SUBSRCPND 1 ). mask bit가 0

*/

#define INTMSK 0x4A000008
#define INTSUBMSK 0x4A00001C
/*
*
* 7 clock & power management

clock (17-1 page): 2410 cpu fclk,
ahb bus hclk apb bus pclk

2410 PLL 가 fclk, hclk, pclk
usb block(48Mhz) . clock control logic PLL (
    PLL )
        clock

7-22 page ( ):
FCLK: ARM920T .
HCLK: ARM920T AHB bus , memory controller, interrupt controller,
    LCD controller, DMA, USB host block.
PCLK: WDT, IIS, I2C, PWM timer, MMC interface, ADC, UART, GPIO, RTC & SPI
    APB
S3C2410X FCLK, HCLK, PCLK
    CLKDIVN control register HDIVN, PDIVN

clock divisor register: 1-28, 7-22, FCLK clock HCLK HCLK
PCLK
bit 1: 0 hclk fclk , hclk = fclk/2
bit 0: 0 pclk hclk , pclk = hclk/2
*/
#define CLKDIVN 0x4C000014
#endif

// watchdog . disable
ldr r0, =PWTCN // r0 PWTCN immediate .( , PWTCN )
mov r1, #0x0 // r1 0
str r1, [r0] // r1 r0가 가 .
    // C *r0 = r1

/*
* mask all IRQs by setting all bits in the INTMR - default
- INTMR IRQ mask ( ...)

    , source mask
    가 ...arm7 mov 0xffffffff
    immediate 가
arm9 ?... arm7 mvn r1, #0
mvn not move #0 not r1 .
r1 -1 .... arm7 .hwp 28

    ...^^ (compiler )
u-boot.dis .( ...ㅎㅎ)
*/
mov r1, #0xffffffff
ldr r0, =INTMSK // INTMSK가
str r1, [r0]

#ifdef CONFIG_S3C2410 // 2410 interrupt submask register masking
ldr r1, =0x3ff // 11 bit
ldr r0, =INTSUBMSK
str r1, [r0]

```

```

#endif

/*
 * FCLK:HCLK:PCLK = 1:2:4
 * bit 1: 0   hclk fclk      ,      hclk = fclk/2
 * bit 0: 0   pclk hclk      ,      pclk = hclk/2
 *                                0x00000003      1:2:4?
 */
/* default FCLK is 120 MHz ! */
ldr    r0, =CLKDIVN
mov     r1, #3
str     r1, [r0]

/*
 * we do sys-critical inits only at reboot,
 * not when booting from ram!

(      ram      .      ram      ...^^)
include/configs/smdk2410.h #define CONFIG_INIT_CRITICAL 1

*/
#ifdef CONFIG_INIT_CRITICAL // smdk2410.h
bl      cpu_init_crit //      jump, sdram      (dram      )
#endif

// cpu_init_crit()      (sdram      )      relocation      .
relocate:
// _start      pc      offset      /* relocate U-Boot to RAM      */
//      kelp      ADR      .      arm assemble manual      .
adr     r0, _start      /* r0 <- current position of code      */
// TEXT_BASE:      relocation
ldr     r1, _TEXT_BASE      /* test if we run from flash or RAM */
//      relocation      ...      nand boot
//      가
cmp     r0, r1      /* don't reloc during debug      */
// relocation      stack setup      .
beq     stack_setup

// relocation
ldr     r2, _armboot_start      // _armboot_start      ,
_start .
ldr     r3, _bss_start      // u-boot.lds      .
//      text(      )      가
sub     r2, r3, r2      /* r2 <- size of armboot      */
add     r2, r0, r2      /* r2 <- source end address,
                        r0가      가
                        end address가      . */

/*
 * r0 = source address
 * r1 = target address
 * r2 = source end address

                        ram      _TEXT_BASE      .
                        relocation      .
r0: _start      pointer      가      r3~r10
ldmia   ,      stmia      r1: _TEXT_BASE
(r1      !(write-back)      가      )      .

ldmia: post increment load
stmia: post increment store
*/
copy_loop:
ldmia   r0!, {r3~r10}      /* copy from source address [r0]      */
stmia   r1!, {r3~r10}      /* copy to target address [r1]      */
cmp     r0, r2      /* until source end addreee [r2]      */
ble     copy_loop

//      가      TEXT_BASE      malloc
//      bdfinfo(      bd_info structure      ...^^)
//      stack      .
// stack point      12byte(3 word)      reserved      abort exception
//      exception      pc      cpse      debug
//      ...^^
//      ....      ...^^

```

```
/* Set up the stack */
stack_setup:
    ldr    r0, _TEXT_BASE /* upper 128 KiB: relocated uboot */
    sub    r0, r0, #CFG_MALLOC_LEN /* malloc area */
    sub    r0, r0, #CFG_GBL_DATA_SIZE /* bdfinfo */
#ifdef CONFIG_USE_IRQ
    sub    r0, r0, #(CONFIG_STACKSIZE_IRQ+CONFIG_STACKSIZE_FIQ)
#endif
    sub    sp, r0, #12 /* leave 3 words for abort-stack */

/* bss clear
add    r0, r0, #4
가
    ...--;
    mailing list      ...      bug      가      .
```

Hi folks,

on the smdk2410 I found out that the BSS segment is initialized at offset 0x4 and not with offset 0x0, leaving the first entry undefined (in my case timer\_load\_val), at least with gcc-3.3. Cause of pain is arm920t/start.S:clear\_bss

```
clear_bss:
    ldr    r0, _bss_start /* find start of bss segment */
    add    r0, r0, #4 /* start at first byte of bss */
    ldr    r1, _bss_end /* stop here */
```

I think the add has to be removed. This also seems to be the case on arm720t and arm926ejs.

Bye,

--

Markus Pietrek  
Kueferstrasse 8, D-79206 Breisach, Germany  
FS Forth-Systeme GmbH  
Phone: +49 (7667) 908 145, FAX +49 (7667) 908 245

< >

Dear Markus,

in message <200405041112.56047.maillist@fs...> you wrote:

```
>
> on the smdk2410 I found out that the BSS segment is initialized at offset 0x4
> and not with offset 0x0, leaving the first entry undefined (in my case
> timer_load_val), at least with gcc-3.3. Cause of pain is
> arm920t/start.S:clear_bss
```

I think you are right. Thanks for pointing out.

```
> clear_bss:
>     ldr    r0, _bss_start /* find start of bss segment */
>     add    r0, r0, #4 /* start at first byte of bss */
>     ldr    r1, _bss_end /* stop here */
>
```

> I think the add has to be removed. This also seems to be the case on arm720t and arm926ejs.

Actually all ARM systems are affected - except s3c44b0 which doesn't clear BSS at all?

Andrea, am I missing something, or is the clear\_bss code missing in your port for the s3c44b0 processor?

Best regards,

Wolfgang Denk

\*/

```
clear_bss:
    ldr    r0, _bss_start /* find start of bss segment */
    add    r0, r0, #4 /* start at first byte of bss */
    ldr    r1, _bss_end /* stop here */
    mov    r2, #0x00000000 /* clear */
```

```
// 0    clear
clbss_1: str    r2, [r0]                /* clear loop...          */
        add     r0, r0, #4
        cmp     r0, r1
        bne     clbss_1

#if 0
    /* try doing this stuff after the relocation */
    ldr     r0, =pWTCN
    mov     r1, #0x0
    str     r1, [r0]

    /*
     * mask all IRQs by setting all bits in the INTMR - default
     */
    mov     r1, #0xffffffff
    ldr     r0, =INTMR
    str     r1, [r0]

    /* FCLK:HCLK:PCLK = 1:2:4 */
    /* default FCLK is 120 MHz ! */
    ldr     r0, =CLKDIVN
    mov     r1, #3
    str     r1, [r0]
    /* END stuff after relocation */
#endif

    ldr     pc, _start_armboot // ==> lib_arm/board.c  start_armboot()  jump

_start_armboot: .word start_armboot

/*
*****
*
* CPU_init_critical registers
*
* setup important registers
* setup memory timing
*
*****
*/

cpu_init_crit:
    7*
        p15    CP15(coprocessor 15)      , c0~c15      coprocessor
        register

Manual Appendix A2 Programmer's Model page 2-1      :
arm920t
- CP14:      sw      , MCR MRC
- CP15: system control processor. cache, MMU, protection system, clocking mode,
        big      little endian operation      arm920t
        . MCR MRC
        page 2-4      summary

coprocessor      S3C2410      Programmer's Model part
S3C2800 programmer's model 2-18 page
*/

/*
* flush v4 I/D caches

        .      가      ...^^

mcr: register to coprocessor
mrc: coprocessor to register
*/
mov     r0, #0 //
mcr     p15, 0, r0, c7, c7, 0 /* flush v3/v4 cache: ICache DCache */
mcr     p15, 0, r0, c8, c7, 0 /* flush v4 TLB: TLB(Translation Lookaside
Buffer-MMU      )      */

/*
* disable MMU stuff and caches

```

```

    */
    mrc      pl5, 0, r0, c1, c0, 0    // control register      r0
    .

    /*
    0x00002300 = 0000 0000 0000 0000 0010 0011 0000 0000      bic
    ! and가 clear
    control register V, S, R clear
    V: location 0x00000000
    R, S: MMU Domain Access Control , Appendix page 3-20
    3-6 S3C2800 MMU
    Domain Access Control register permission
    */
    bic      r0, r0, #0x00002300      @ clear bits 13, 9:8 (--V- --RS)

    /*
    B: Little-endian operation
    CAM: Cache disable, Alignment Fault checking disable, MMU disable
    */
    bic      r0, r0, #0x00000087      @ clear bits 7, 2:0 (B--- -CAM)

    /* alignment fault checking enable, Instruction Cache enable */
    orr      r0, r0, #0x00000002      @ set bit 2 (A) Align
    orr      r0, r0, #0x00001000      @ set bit 12 (I) I-Cache

    /* write control register */
    mcr      pl5, 0, r0, c1, c0, 0

    /*
    * before relocating, we have to setup RAM timing
    * because memory timing is board-dependend, you will
    * find a memsetup.S in your board directory.
    relocation RAM timing . memory timing board
    ( 가 ),
    memsetup.S
    */

    /*
    ip r12 . IP (R12, Inter-procedure-call scratch register)
    asm
    nesting lr , return pc
    return stack
    stack
    ( ram 가 ) ip(r12) 가
    lr pc가 lr ( lr stack(
    )
    nesting mov pc,lr (cpu_init_crit)
    lr 가 return
    .

    reset -> cpu_init_crit -> memsetup
    */
    mov      ip, lr
    bl      memsetup //board/smdk2410/memsetup.S
    mov      lr, ip

    mov      pc, lr // return

    /*
    *****
    *
    * Interrupt handling
    *
    *****
    */

    @
    @ IRQ stack frame.
    @
    #define S_FRAME_SIZE 72

    #define S_OLD_R0 68
    #define S_PSR 64
    #define S_PC 60
    #define S_LR 56
    #define S_SP 52

```

```

#define S_IP          48
#define S_FP          44
#define S_R10         40
#define S_R9          36
#define S_R8          32
#define S_R7          28
#define S_R6          24
#define S_R5          20
#define S_R4          16
#define S_R3          12
#define S_R2          8
#define S_R1          4
#define S_R0          0

#define MODE_SVC 0x13
#define I_BIT    0x80

/*
 * use bad_save_user_regs for abort/prefetch/undef/swi ...
 * use irq_save_user_regs / irq_restore_user_regs for IRQ/FIQ handling
 */

.macro bad_save_user_regs
sub    sp, sp, #S_FRAME_SIZE
stmia  sp, {r0 - r12}           @ Calling r0-r12
ldr    r2, _armboot_start
sub    r2, r2, #(CONFIG_STACKSIZE+CFG_MALLOC_LEN)
sub    r2, r2, #(CFG_GBL_DATA_SIZE+8) @ set base 2 words into abort stack
ldmia  r2, {r2 - r3}           @ get pc, cpsr
add    r0, sp, #S_FRAME_SIZE   @ restore sp_SVC

add    r5, sp, #S_SP
mov    r1, lr
stmia  r5, {r0 - r3}           @ save sp_SVC, lr_SVC, pc, cpsr
mov    r0, sp
.endm

.macro irq_save_user_regs
sub    sp, sp, #S_FRAME_SIZE
stmia  sp, {r0 - r12}           @ Calling r0-r12
add    r8, sp, #S_PC
stmdb  r8, {sp, lr}^           @ Calling SP, LR
str    lr, [r8, #0]            @ Save calling PC
mrs    r6, spsr
str    r6, [r8, #4]            @ Save CPSR
str    r0, [r8, #8]            @ Save OLD_R0
mov    r0, sp
.endm

.macro irq_restore_user_regs
ldmia  sp, {r0 - lr}^           @ Calling r0 - lr
mov    r0, r0
ldr    lr, [sp, #S_PC]          @ Get PC
add    sp, sp, #S_FRAME_SIZE
subs   pc, lr, #4               @ return & move spsr_svc into cpsr
.endm

.macro get_bad_stack
ldr    r13, _armboot_start      @ setup our mode stack
sub    r13, r13, #(CONFIG_STACKSIZE+CFG_MALLOC_LEN)
sub    r13, r13, #(CFG_GBL_DATA_SIZE+8) @ reserved a couple spots in abort stack

str    lr, [r13]                @ save caller lr / spsr
mrs    lr, spsr
str    lr, [r13, #4]

mov    r13, #MODE_SVC           @ prepare SVC-Mode
@ msr  spsr_c, r13
msr    spsr, r13
mov    lr, pc
movs   pc, lr
.endm

.macro get_irq_stack            @ setup IRQ stack
ldr    sp, IRQ_STACK_START
.endm

```

```
.macro get_fiq_stack                                @ setup FIQ stack
ldr    sp, FIQ_STACK_START
.endm

/*
 * exception handlers
 */
.align 5
undefined_instruction:
get_bad_stack
bad_save_user_regs
bl     do_undefined_instruction

.align 5
software_interrupt:
get_bad_stack
bad_save_user_regs
bl     do_software_interrupt

.align 5
prefetch_abort:
get_bad_stack
bad_save_user_regs
bl     do_prefetch_abort

.align 5
data_abort:
get_bad_stack
bad_save_user_regs
bl     do_data_abort

.align 5
not_used:
get_bad_stack
bad_save_user_regs
bl     do_not_used

#ifdef CONFIG_USE_IRQ

.align 5
irq:
get_irq_stack
irq_save_user_regs
bl     do_irq
irq_restore_user_regs

.align 5
fiq:
get_fiq_stack
/* someone ought to write a more efficient fiq_save_user_regs */
irq_save_user_regs
bl     do_fiq
irq_restore_user_regs

#else

.align 5
irq:
get_bad_stack
bad_save_user_regs
bl     do_irq

.align 5
fiq:
get_bad_stack
bad_save_user_regs
bl     do_fiq

#endif

.align 5
.globl reset_cpu
reset_cpu:
#ifdef CONFIG_S3C2400
bl     disable_interrupts
```

```
# ifdef CONFIG_TRAB
    bl    _disable_vfd
# endif

    ldr    r1, _rWTCN
    ldr    r2, _rWTCNT
    /* Disable watchdog */
    mov    r3, #0x0000
    str    r3, [r1]
    /* Initialize watchdog timer count register */
    mov    r3, #0x0001
    str    r3, [r2]
    /* Enable watchdog timer; assert reset at timer timeout */
    mov    r3, #0x0021
    str    r3, [r1]
_loop_forever:
    b      _loop_forever
_rWTCN:
    .word  0x15300000
_rWTCNT:
    .word  0x15300008
#else /* ! CONFIG_S3C2400 */
    mov    ip, #0
    mcr    p15, 0, ip, c7, c7, 0      @ invalidate cache
    mcr    p15, 0, ip, c8, c7, 0      @ flush TLB (v4)
    mrc    p15, 0, ip, c1, c0, 0      @ get ctrl register
    bic    ip, ip, #0x000f            @ .....wcam
    bic    ip, ip, #0x2100            @ ..v....s.....
    mcr    p15, 0, ip, c1, c0, 0      @ ctrl register
    mov    pc, r0 /*      , reset      ?,      .
                                C      asm call      r0      가
                                : 0      ... , reset vector      */
#endif /* CONFIG_S3C2400 */

=====

    memsetup.S    dram    CS
                  0.4.0
                  .
                  .
                  ....
                  ...ㅎㅎ

memsetup.S
=====
#include <config.h>
#include <version.h>

/* some parameters for the board */

/*
 *
 * Taken from linux/arch/arm/boot/compressed/head-s3c2410.S
 *
 * Copyright (C) 2002 Samsung Electronics SW.LEE <hitchcar@sec.samsung.com>
 *
 */

#define BWSCON    0x48000000

/* BWSCON */
#define DW8                (0x0)
#define DW16               (0x1)
#define DW32               (0x2)
#define WAIT               (0x1<<2)
#define UBLB               (0x1<<3)

#define B1_BWSCON          (DW32)
#define B2_BWSCON          (DW16)
#define B3_BWSCON          (DW16 + WAIT + UBLB)
#define B4_BWSCON          (DW16)
#define B5_BWSCON          (DW16)
#define B6_BWSCON          (DW32)
#define B7_BWSCON          (DW32)

/* BANK0CON */
#define B0_Tacs             0x0      /* 0clk */
#define B0_Tcos            0x0      /* 0clk */
```

```

#define B0_Tacc                0x7      /* 14clk */
#define B0_Tcoh                0x0      /* 0clk */
#define B0_Tah                 0x0      /* 0clk */
#define B0_Tacp                0x0
#define B0_PMC                 0x0      /* normal */

/* BANK1CON */
#define B1_Tacs                0x0      /* 0clk */
#define B1_Tcos                0x0      /* 0clk */
#define B1_Tacc                0x7      /* 14clk */
#define B1_Tcoh                0x0      /* 0clk */
#define B1_Tah                 0x0      /* 0clk */
#define B1_Tacp                0x0
#define B1_PMC                 0x0

#define B2_Tacs                0x0
#define B2_Tcos                0x0
#define B2_Tacc                0x7
#define B2_Tcoh                0x0
#define B2_Tah                 0x0
#define B2_Tacp                0x0
#define B2_PMC                 0x0

#define B3_Tacs                0x0      /* 0clk */
#define B3_Tcos                0x3      /* 4clk */
#define B3_Tacc                0x7      /* 14clk */
#define B3_Tcoh                0x1      /* 1clk */
#define B3_Tah                 0x0      /* 0clk */
#define B3_Tacp                0x3      /* 6clk */
#define B3_PMC                 0x0      /* normal */

#define B4_Tacs                0x0      /* 0clk */
#define B4_Tcos                0x0      /* 0clk */
#define B4_Tacc                0x7      /* 14clk */
#define B4_Tcoh                0x0      /* 0clk */
#define B4_Tah                 0x0      /* 0clk */
#define B4_Tacp                0x0
#define B4_PMC                 0x0      /* normal */

#define B5_Tacs                0x0      /* 0clk */
#define B5_Tcos                0x0      /* 0clk */
#define B5_Tacc                0x7      /* 14clk */
#define B5_Tcoh                0x0      /* 0clk */
#define B5_Tah                 0x0      /* 0clk */
#define B5_Tacp                0x0
#define B5_PMC                 0x0      /* normal */

/* bank control register setting for sdram =====*/
/* : K4S561632C-TC75 , cpu manual 5-16 SDRAM manual Operating AC Parameter */
#define B6_MT                  0x3      /* SDRAM */
/*
3clock = TC75      RAS to CAS delay 7 20ns      clock
clock 133MHz      1hz 7 7.5ns      20/7.5 = 2.6...
3clock .
*/
#define B6_Trpd                0x1
#define B6_SCAN                0x1      /* 9bit: culumn address number(13 x 9 9 ) */
#define B7_MT                  0x3      /* SDRAM */
#define B7_Trpd                0x1      /* 3clk */
#define B7_SCAN                0x1      /* 9bit */

/* refresh control register setting =====*/
/* REFRESH parameter:      cpu 5-17 */
#define REFEN                  0x1      /* Refresh enable */
#define TREFMD                  0x0      /* CBR(CAS before RAS)/Auto refresh */
/*
B6_Trpd      0x1      3clock      sdram(k4s561632c-tc75)
20ns .      133MHz      CAS Latency 7 3
1hz 7 7.51ns 7 20      3clock

refresh      Trp(row precharge time)      20ns .
3 clock      2 clock .
Row Cycle Time(Trc) = Tsrc + Trp      Row Cycle Time

```

```

        Tsrc가 7      Trp가 2          9가      .
        Row Cycle Time      65 ns      .
9clock      (65/7.51      ).

Trp(row precharge time)가 3      , Trp가 3      Tsrc가 6clock
.
*/
#define Trp      0x0      /* 2clk */
#define Tsrc      0x3      /* 7clk */

/*
#define Tchr      0x2      /* 3clk:      2410      reserved
*/
/*

K4S561632C-TC75(256MBit = 32MByte)      64ms / 8K      7.8 us      .
REFCNT      .      period 7.8us      ?
refresh rate 15.6 us (= 64 ms / 4K = 62.4 / quad bursts) for <= 128 MBit
refresh rate 7.8 us (= 64 ms / 8K = 31.2 / quad bursts) for 256 MBit
*/
#define REFCNT      1113      /* period=15.6us, HCLK=60Mhz, (2048+1-15.6*60) */
/*****/

_TEXT_BASE:
        .word      TEXT_BASE

.globl memsetup
memsetup:
        /* memory control configuration */
        /* make r0 relative the current location so that it */
        /* reads SMRDATA out of FLASH rather than memory !,      가      flash      ?
*/
        //
        ldr      r0, =SMRDATA      //
        ldr      r1, _TEXT_BASE      // text base      r1

        /*      ...relocation      , flash      r0      0
        literal pool      SMRDATA      .      ,      ldr      가
        (offset      )
        sub      r0      smrdata      offset      가      loop      SMRDATA가
        offset      가      0      가      offset      가      ?      가      0
        .      가 flash      (      ppc      0      ...arm      ...ㅋㅋㅋ)
        CS0      .      arm      0      0
        ,      ,      r0      가 offset      가      .
        flash      0      text base      relocation
        ....

        memsetup.S.ppt      -
        */
offset      sub      r0, r0, r1      //      r0      ,      , base      literal pool
        ldr      r1, =BWSCON      /* Bus Width Status Controller      r1      */
        add      r2, r0, #13*4      /* r0      13*4      r2      loop
        */
0:
        ldr      r3, [r0], #4 /* post indexed addressing mode, r0가 가      r3      ,
        r0      4      가      . r3 = *r0; r0 += 4;*/
        str      r3, [r1], #4 /* r3      r1(bus width & wait control register)
        .      , r1      4      가,      ,      r1 += 4 */
        cmp      r2, r0      /* r2(loop end)      r0(      )가      */
        bne      0b      /*      0      label 0      jump,      ...      */

        /* everything is fine now */

```

```

        mov     pc, lr

/*      C      ?

uint offset = SMRDATA - _TEXT_BASE;
uint *write_pointer = BWSCON;
uint *read_pointer = 0 + offset; // 0      + offset
int i=0;

//      while      for      ...^^
for( i=0; i<13; i++)
{
    *write_pointer = *read_pointer;
}
*/

/*
ltorig: directive      literal(constant      label      ,
      constant      ) pool      (      )

literal pool:
- assembler collects all the literals into one or more literal pools
- default location is at the end of the program
  for better code reading
- programmer can declare a place (LTORG)
  to use PC-relative addressing
  to keep data close to instruction

literal:
• constant
  . constant      label
  . instruction      label
    → label      → literal
  . prefixed with " = '
• literal immediate operand      .
  LDA =X'05'
  LDA #5

. LTORG directive
      literal      pool
  → programmer      literal      가

```

The literal pool is used to store the field names pointed to by each field node and the constant values pointed to by each constant node.

```

SMRDATA:
.word bus width & wait control register
.word bank control register 0
.word bank control register 1
.word bank control register 2
.word bank control register 3
.word bank control register 4
.word bank control register 5
.word bank control register 6
.word bank control register 7
.word Refresh control register
.word bank size register
.word 0x30
.word 0x30
*/

.ltorg
/* the literal pools origin */
SMRDATA:
.word
(0+(B1_BWSCON<<4)+(B2_BWSCON<<8)+(B3_BWSCON<<12)+(B4_BWSCON<<16)+(B5_BWSCON<<20)+(B6_BWSCON<<
24)+(B7_BWSCON<<28))
.word
((B0_Tacs<<13)+(B0_Tcos<<11)+(B0_Tacc<<8)+(B0_Tcoh<<6)+(B0_Tah<<4)+(B0_Tacp<<2)+(B0_PMC))

```

```
.word
( (B1_Tacs<<13)+(B1_Tcos<<11)+(B1_Tacc<<8)+(B1_Tcoh<<6)+(B1_Tah<<4)+(B1_Tacp<<2)+(B1_PMC) )
.word
( (B2_Tacs<<13)+(B2_Tcos<<11)+(B2_Tacc<<8)+(B2_Tcoh<<6)+(B2_Tah<<4)+(B2_Tacp<<2)+(B2_PMC) )
.word
( (B3_Tacs<<13)+(B3_Tcos<<11)+(B3_Tacc<<8)+(B3_Tcoh<<6)+(B3_Tah<<4)+(B3_Tacp<<2)+(B3_PMC) )
.word
( (B4_Tacs<<13)+(B4_Tcos<<11)+(B4_Tacc<<8)+(B4_Tcoh<<6)+(B4_Tah<<4)+(B4_Tacp<<2)+(B4_PMC) )
.word
( (B5_Tacs<<13)+(B5_Tcos<<11)+(B5_Tacc<<8)+(B5_Tcoh<<6)+(B5_Tah<<4)+(B5_Tacp<<2)+(B5_PMC) )
.word ( (B6_MT<<15)+(B6_Trcd<<2)+(B6_SCAN) )
.word ( (B7_MT<<15)+(B7_Trcd<<2)+(B7_SCAN) )
.word ( (REFEN<<23)+(TREFMD<<22)+(Trp<<20)+(Tsrc<<18)+(Tchr<<16)+REFCNT )
.word 0x32
.word 0x30
.word 0x30
=====
```

```
startup
main() start_armboot()
u-boot-1.1.1 가
...
.
```