

```

1  /*
2  * (C) Copyright 2002
3  * Sysgo Real-Time Solutions, GmbH <www.elinos.com>
4  * Marius Groeger <mgroeger@sysgo.de>
5  *
6  * (C) Copyright 2002
7  * Sysgo Real-Time Solutions, GmbH <www.elinos.com>
8  * Alex Zuepke <azu@sysgo.de>
9  *
10 * (C) Copyright 2002
11 * Gary Jennejohn, DENX Software Engineering, <gj@denx.de>
12 *
13 * See file CREDITS for list of people who contributed to this
14 * project.
15 *
16 * This program is free software; you can redistribute it and/or
17 * modify it under the terms of the GNU General Public License as
18 * published by the Free Software Foundation; either version 2 of
19 * the License, or (at your option) any later version.
20 *
21 * This program is distributed in the hope that it will be useful,
22 * but WITHOUT ANY WARRANTY; without even the implied warranty of
23 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
24 * GNU General Public License for more details.
25 *
26 * You should have received a copy of the GNU General Public License
27 * along with this program; if not, write to the Free Software
28 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
29 * MA 02111-1307 USA
30 */
31
32 #include <common.h>
33 #include <arm920t.h>
34 #if defined(CONFIG_S3C2400)
35 #include <s3c2400.h>
36 #elif defined(CONFIG_S3C2410)
37 #include <s3c2410.h>
38 #endif
39
40 #include <asm/proc-armv/ptrace.h>
41
42 extern void reset_cpu(ulong addr);
43 int timer_load_val = 0;
44
45 /* macro to read the 16 bit timer */
46 static inline ulong READ_TIMER(void)
47 {
48     S3C24X0_TIMERS * const timers = S3C24X0_GetBase_TIMERS();
49
50     return (timers->TCNT04 & 0xffff);
51 }
52
53 #ifndef CONFIG_USE_IRQ // undefined in smdk2410.h, ghcstop
54 /* enable IRQ interrupts */
55 void enable_interrupts (void)
56 {
57     unsigned long temp;
58     __asm__ __volatile__ ("mrs %0, cpsr\n"
59                          "bic %0, %0, #0x80\n"
60                          "msr cpsr_c, %0"
61                          : "=r" (temp)
62                          :
63                          : "memory");
64 }
65
66
67 /*
68 * disable IRQ/FIQ interrupts
69 * returns true if interrupts had been enabled before we disabled them
70 */
71 int disable_interrupts (void)
72 {
73     unsigned long old,temp;
74     __asm__ __volatile__ ("mrs %0, cpsr\n"
75                          "orr %1, %0, #0xc0\n"
76                          "msr cpsr_c, %1"
77                          : "=r" (old), "=r" (temp)
78                          :
79                          : "memory");
80     return (old & 0x80) == 0;
81 }
82 #else

```

```

83 void enable_interrupts (void)
84 {
85     return;
86 }
87 int disable_interrupts (void)
88 {
89     return 0;
90 }
91 #endif
92
93
94
95 void bad_mode (void)
96 {
97     panic ("Resetting CPU ...\n");
98     reset_cpu (0);
99 }
100
101 void show_regs (struct pt_regs *regs)
102 {
103     unsigned long flags;
104     const char *processor_modes[] = {
105         "USER_26", "FIQ_26", "IRQ_26", "SVC_26",
106         "UK4_26", "UK5_26", "UK6_26", "UK7_26",
107         "UK8_26", "UK9_26", "UK10_26", "UK11_26",
108         "UK12_26", "UK13_26", "UK14_26", "UK15_26",
109         "USER_32", "FIQ_32", "IRQ_32", "SVC_32",
110         "UK4_32", "UK5_32", "UK6_32", "ABT_32",
111         "UK8_32", "UK9_32", "UK10_32", "UND_32",
112         "UK12_32", "UK13_32", "UK14_32", "SYS_32",
113     };
114
115     flags = condition_codes (regs);
116
117     printf ("pc : [<%08lx>]   lr : [<%08lx>]\n"
118         "sp : %08lx ip : %08lx fp : %08lx\n",
119         instruction_pointer (regs),
120         regs->ARM_lr, regs->ARM_sp, regs->ARM_ip, regs->ARM_fp);
121     printf ("r10: %08lx r9 : %08lx r8 : %08lx\n",
122         regs->ARM_r10, regs->ARM_r9, regs->ARM_r8);
123     printf ("r7 : %08lx r6 : %08lx r5 : %08lx r4 : %08lx\n",
124         regs->ARM_r7, regs->ARM_r6, regs->ARM_r5, regs->ARM_r4);
125     printf ("r3 : %08lx r2 : %08lx r1 : %08lx r0 : %08lx\n",
126         regs->ARM_r3, regs->ARM_r2, regs->ARM_r1, regs->ARM_r0);
127     printf ("Flags: %c%c%c%c",
128         flags & CC_N_BIT ? 'N' : 'n',
129         flags & CC_Z_BIT ? 'Z' : 'z',
130         flags & CC_C_BIT ? 'C' : 'c', flags & CC_V_BIT ? 'V' : 'v');
131     printf (" IRQs %s FIQs %s Mode %s\n",
132         interrupts_enabled (regs) ? "on" : "off",
133         fast_interrupts_enabled (regs) ? "on" : "off",
134         processor_modes[processor_mode (regs)],
135         thumb_mode (regs) ? " (T)" : "");
136 }
137
138 void do_undefined_instruction (struct pt_regs *pt_regs)
139 {
140     printf ("undefined instruction\n");
141     show_regs (pt_regs);
142     bad_mode ();
143 }
144
145 void do_software_interrupt (struct pt_regs *pt_regs)
146 {
147     printf ("software interrupt\n");
148     show_regs (pt_regs);
149     bad_mode ();
150 }
151
152 void do_prefetch_abort (struct pt_regs *pt_regs)
153 {
154     printf ("prefetch abort\n");
155     show_regs (pt_regs);
156     bad_mode ();
157 }
158
159 void do_data_abort (struct pt_regs *pt_regs)
160 {
161     printf ("data abort\n");
162     show_regs (pt_regs);
163     bad_mode ();
164 }

```

```

165
166 void do_not_used (struct pt_regs *pt_regs)
167 {
168     printf ("not used\n");
169     show_regs (pt_regs);
170     bad_mode ();
171 }
172
173 void do_fiq (struct pt_regs *pt_regs)
174 {
175     printf ("fast interrupt request\n");
176     show_regs (pt_regs);
177     bad_mode ();
178 }
179
180 void do_irq (struct pt_regs *pt_regs)
181 {
182     printf ("interrupt request\n");
183     show_regs (pt_regs);
184     bad_mode ();
185 }
186
187 static ulong timestamp;
188 static ulong lastdec;
189
190 /* ghcstop */
191 int interrupt_init (void)
192 {
193     /*
194         // include/s3c24x0.h
195
196         // PWM TIMER (see manual chapter 10)
197     typedef struct {
198         S3C24X0_REG32    TCNTB;
199         S3C24X0_REG32    TCMPB;
200         S3C24X0_REG32    TCNT0;
201     } S3C24X0_TIMER;
202
203     typedef struct {
204         S3C24X0_REG32    TCFG0;
205         S3C24X0_REG32    TCFG1;
206         S3C24X0_REG32    TCON;
207         S3C24X0_TIMER    ch[4];
208         S3C24X0_REG32    TCNTB4;
209         S3C24X0_REG32    TCNT04;
210     } S3C24X0_TIMERS;
211     */
212     S3C24X0_TIMERS * const timers = S3C24X0_GetBase_TIMERS(); // include/s3c2410.h, timer register b
213
214     /*
215         * use PWM Timer 4 because it has no output
216         * : PWM(Pulse Width Modulation) timer 4          output
217         ==> output pin                                , TOUT      interrupt interval timer
218
219         */
220     /*
221         * prescaler for Timer 4 is 16
222         * : timer 4   prescaler 16
223         *   [8:15]    timer 2,3,4   prescaler   . prescaler
224         *   15(0x0f)                                prescaler+1
225         *
226         *
227         *   10-11
228         */
229     timers->TCFG0 = 0x0f00;
230
231     // timer 4   TCNTBn
232     if (timer_load_val == 0) //
233     {
234         /*
235             * for 10 ms clock period @ PCLK with 4 bit divider = 1/2
236             * (default) and prescaler = 16. Should be 10390
237             * @33.25MHz and 15625 @ 50 MHz
238             : 4bit divider 1/2(          , TCFG1 [19:16]    0b0000)
239             prescaler 16      10ms      가      TCNTBn
240             10390@33.25MHz    15625 @ 50 MHz
241
242             smdk2410.h   CFG_HZ
243
244
245             divider value   TCFG1
246             ,                                TCFG1

```

```

247
248
249         divider      sw
250         PCLK    prescaler      가
251
252
253         Timer input clock freq = PCLK/(prescaler+1)/(divider value)
254         prescaler = 0~255 , divider value = 2,4,8,16
255
256         10ms = 10 x 0.001 = 0.01
257
258         10ms (interrupt)period      clock
259         T( ) = 1/F( )
260         1/T      100      1/0.01 = 100
261         ,      가
262
263         100      10ms      1
264         , timer interrupt clock      ,
265         1/100      . divider가 100      ....
266
267         1: 100( clock) = x : timer input clock
268
269         x = timer input clock / 100
270
271         x = PCLK/16/2/100 = PCLK /(16 * 2 * 200)
272
273         timer4      count
274
275         /*
276         timer_load_val = get_PCLK()/(2 * 16 * 100);
277     }
278
279     /* load value for 10 ms timeout */
280     lastdec = timers->TCNTB4 = timer_load_val;
281     /* auto load, manual update of Timer 4 */
282     timers->TCON = (timers->TCON & ~0x07000000) | 0x6000000;
283     /* auto load, start Timer 4 */
284     timers->TCON = (timers->TCON & ~0x07000000) | 0x5000000;
285     timestamp = 0;
286
287     return (0);
288 }
289
290 /*
291  * timer without interrupts
292  */
293 void reset_timer (void)
294 {
295     reset_timer_masked ();
296 }
297
298 ulong get_timer (ulong base)
299 {
300     return get_timer_masked () - base;
301 }
302
303 void set_timer (ulong t)
304 {
305     timestamp = t;
306 }
307
308 void udelay (unsigned long usec)
309 {
310     ulong tmo;
311
312     tmo = usec / 1000;
313     tmo *= (timer_load_val * 100);
314     tmo /= 1000;
315
316     tmo += get_timer (0);
317
318     while (get_timer_masked () < tmo)
319         /*NOP*/;
320 }
321
322 void reset_timer_masked (void)
323 {
324     /* reset time */
325     lastdec = READ_TIMER();
326     timestamp = 0;
327 }
328

```

```

329 ulong get_timer_masked (void)
330 {
331     ulong now = READ_TIMER();
332
333     if (lastdec >= now) {
334         /* normal mode */
335         timestamp += lastdec - now;
336     } else {
337         /* we have an overflow ... */
338         timestamp += lastdec + timer_load_val - now;
339     }
340     lastdec = now;
341
342     return timestamp;
343 }
344
345 void udelay_masked (unsigned long usec)
346 {
347     ulong tmo;
348
349     tmo = usec / 1000;
350     tmo *= (timer_load_val * 100);
351     tmo /= 1000;
352
353     reset_timer_masked ();
354
355     while (get_timer_masked () < tmo)
356         /*NOP*/;
357 }
358
359 /*
360  * This function is derived from PowerPC code (read timebase as long long).
361  * On ARM it just returns the timer value.
362  */
363 unsigned long long get_ticks(void)
364 {
365     return get_timer(0);
366 }
367
368 /* ghcstop */
369 /*
370  * This function is derived from PowerPC code (timebase clock frequency).
371  * On ARM it returns the number of timer ticks per second.
372  :      PowerPC      (timebase clock frequency)      7f      .
373  ARM      tick      .
374  ==>      ppcboot   armboot      u-boot
375           ....      ....ex> dram_init()
376  */
377 ulong get_tbclk (void)
378 {
379     ulong tbclk;
380
381     #if defined(CONFIG_SMDK2400) || defined(CONFIG_TRAB)
382         tbclk = timer_load_val * 100;
383     #elif defined(CONFIG_SMDK2410) || defined(CONFIG_VCMA9)
384         tbclk = CFG_HZ; /*=> smdk2410.h      ,      interrupt_init()
385                                */
386     #else
387         # error "tbclk not configured"
388     #endif
389
390     return tbclk;
391 }
392

```