

```

1  /*
2  * (C) Copyright 2002
3  * Sysgo Real-Time Solutions, GmbH <www.elinos.com>
4  * Marius Groeger <mgroeger@sysgo.de>
5  *
6  * (C) Copyright 2002
7  * David Mueller, ELSOFT AG, <d.mueller@elsoft.ch>
8  *
9  * See file CREDITS for list of people who contributed to this
10 * project.
11 *
12 * This program is free software; you can redistribute it and/or
13 * modify it under the terms of the GNU General Public License as
14 * published by the Free Software Foundation; either version 2 of
15 * the License, or (at your option) any later version.
16 *
17 * This program is distributed in the hope that it will be useful,
18 * but WITHOUT ANY WARRANTY; without even the implied warranty of
19 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
20 * GNU General Public License for more details.
21 *
22 * You should have received a copy of the GNU General Public License
23 * along with this program; if not, write to the Free Software
24 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
25 * MA 02111-1307 USA
26 */
27
28 #include <common.h>
29 #include <s3c2410.h>
30
31 /* ----- */
32
33 #define FCLK_SPEED 1
34
35 /*      7-19, 7-20      */
36 #if FCLK_SPEED==0      /* Fout = 203MHz, Fin = 12MHz for Audio */
37 #define M_MDIV 0xC3
38 #define M_PDIV 0x4
39 #define M_SDIV 0x1
40 #elif FCLK_SPEED==1    /* Fout = 202.8MHz */
41 #define M_MDIV 0xA1
42 #define M_PDIV 0x3
43 #define M_SDIV 0x1
44 #endif
45
46 #define USB_CLOCK 1
47
48 #if USB_CLOCK==0
49 #define U_M_MDIV 0xA1
50 #define U_M_PDIV 0x3
51 #define U_M_SDIV 0x1
52 #elif USB_CLOCK==1 /*      .      .      51.6M가      usb clock      */
53 #define U_M_MDIV 0x48
54 #define U_M_PDIV 0x3
55 #define U_M_SDIV 0x2
56 #endif
57
58 static inline void delay (unsigned long loops)
59 {
60     __asm__ volatile ("1:\n"
61         "subs %0, %1, #1\n"
62         "bne 1b":"=r" (loops):"0" (loops));
63 }
64
65 /*
66 * Miscellaneous platform dependent initialisations
67 */
68
69 int board_init (void)
70 {
71     /*
72     * include/asm-arm/global_data.h
73     * #define DECLARE_GLOBAL_DATA_PTR      register gd_t *gd asm ("r8")
74     * gd_t      gd      r8      register      .      stack
75     *      ...
76     */
77     DECLARE_GLOBAL_DATA_PTR;
78
79     /*
80     include/s3c24x0.h
81
82     typedef volatile u8      S3C24X0_REG8;

```

```

83     typedef volatile u16      S3C24X0_REG16;
84     typedef volatile u32      S3C24X0_REG32;
85
86     CLOCK & POWER MANAGEMENT (see S3C2400 manual chapter 6)
87     (see S3C2410 manual chapter 7)
88     typedef struct {
89         S3C24X0_REG32    LOCKTIME;
90         S3C24X0_REG32    MPLLCON;
91         S3C24X0_REG32    UPLLCON;
92         S3C24X0_REG32    CLKCON;
93         S3C24X0_REG32    CLKSLOW;
94         S3C24X0_REG32    CLKDIVN;
95     } S3C24X0_CLOCK_POWER;
96
97     include/s3c2410.h    inline      S3C24X0_GetBase_CLOCK_POWER()
98     clock register      base address  가      register
99     .
100    /*
101    S3C24X0_CLOCK_POWER * const clk_power = S3C24X0_GetBase_CLOCK_POWER();
102
103    /*
104    include/s3c24x0.h
105    I/O PORT (see manual chapter 9)
106    typedef struct {
107        #ifdef CONFIG_S3C2410
108            S3C24X0_REG32    GPACON;
109            S3C24X0_REG32    GPADAT;
110            S3C24X0_REG32    res1[2];
111            S3C24X0_REG32    GPBCON;
112            S3C24X0_REG32    GPBDAT;
113            S3C24X0_REG32    GPBUP;
114            S3C24X0_REG32    res2;
115            S3C24X0_REG32    GPCCON;
116            S3C24X0_REG32    GPCDAT;
117            S3C24X0_REG32    GPCUP;
118            S3C24X0_REG32    res3;
119            S3C24X0_REG32    GPDCON;
120            S3C24X0_REG32    GPDDAT;
121            S3C24X0_REG32    GPDUP;
122            S3C24X0_REG32    res4;
123            S3C24X0_REG32    GPECON;
124            S3C24X0_REG32    GPEDAT;
125            S3C24X0_REG32    GPEUP;
126            S3C24X0_REG32    res5;
127            S3C24X0_REG32    GPFCON;
128            S3C24X0_REG32    GPFDAT;
129            S3C24X0_REG32    GPFUP;
130            S3C24X0_REG32    res6;
131            S3C24X0_REG32    GPGCON;
132            S3C24X0_REG32    GPGDAT;
133            S3C24X0_REG32    GPGUP;
134            S3C24X0_REG32    res7;
135            S3C24X0_REG32    GPHCON;
136            S3C24X0_REG32    GPHDAT;
137            S3C24X0_REG32    GPHUP;
138            S3C24X0_REG32    res8;
139
140            S3C24X0_REG32    MISCCR;
141            S3C24X0_REG32    DCLKCON;
142            S3C24X0_REG32    EXTINT0;
143            S3C24X0_REG32    EXTINT1;
144            S3C24X0_REG32    EXTINT2;
145            S3C24X0_REG32    EINTFLT0;
146            S3C24X0_REG32    EINTFLT1;
147            S3C24X0_REG32    EINTFLT2;
148            S3C24X0_REG32    EINTFLT3;
149            S3C24X0_REG32    EINTMASK;
150            S3C24X0_REG32    EINTPEND;
151            S3C24X0_REG32    GSTATUS0;
152            S3C24X0_REG32    GSTATUS1;
153            S3C24X0_REG32    GSTATUS2;
154            S3C24X0_REG32    GSTATUS3;
155            S3C24X0_REG32    GSTATUS4;
156        #endif
157    } S3C24X0_GPIO;
158
159    include/s3c2410.h    inline      S3C24X0_GetBase_GPIO()
160    gpio register      base address  가      register
161    .
162    /*
163    S3C24X0_GPIO * const gpio = S3C24X0_GetBase_GPIO();
164

```

```

165  /*
166      to reduce PLL lock time, adjust the LOCKTIME register:
167      pll lock time          LOCKTIME count register
168      reset default          !
169  */
170  clk_power->LOCKTIME = 0xFFFFF;
171
172  /*
173      * configure MPLL
174
175      #define M_MDIV 0xA1
176      #define M_PDIV 0x3
177      #define M_SDIV 0x1
178
179      */
180  clk_power->MPLLCON = ((M_MDIV << 12) + (M_PDIV << 4) + M_SDIV);
181
182  /* some delay between MPLL and UPLL */
183  delay (4000);
184
185  /*
186      configure UPLL
187      #define U_M_MDIV 0x48
188      #define U_M_PDIV 0x3
189      #define U_M_SDIV 0x2
190
191      */
192      51.6Mhz가 48M가 가
193
194  clk_power->UPLLCON = ((U_M_MDIV << 12) + (U_M_PDIV << 4) + U_M_SDIV);
195
196  /* some delay between MPLL and UPLL */
197  delay (8000);
198
199  /* set up the I/O ports */
200  gpio->GPACON = 0x007FFFFFF; // GPA , reset value . manual 9-8
201  gpio->GPBCON = 0x00044555; // GPB , manual 9-9
202  gpio->GPBUP = 0x000007FF; // 11 pull-up disable, manual 9-9
203  gpio->GPCCON = 0xAAAAAAAA; // port 0b10 ...manual 9-10
204  gpio->GPCUP = 0x0000FFFF; // 16 pull-up disable, manual 9-11
205  gpio->GPDCON = 0xAAAAAAAA; // port 0b10 ...manual 9-12
206  gpio->GPDUP = 0x0000FFFF; // 16 pull-up disable, manual 9-13
207  gpio->GPECON = 0xAAAAAAAA; // port 0b10 ...manual 9-14
208  gpio->GPEUP = 0x0000FFFF; // 16 pull-up disable, manual 9-15
209  gpio->GPFCON = 0x000055AA; // GPF . manual 9-16
210  gpio->GPFUP = 0x000000FF; // 8 pull-up disable, manual 9-16
211  gpio->GPFCON = 0xFF95FFBA; // GPG . manual 9-17
212  gpio->GPGUP = 0x0000FFFF; // 16 pull-up disable, manual 9-18
213  gpio->GPHCON = 0x002AFAAA; // GPH . manual 9-19
214  gpio->GPHUP = 0x000007FF; // 10 pull-up disable, manual 9-19
215
216  /*
217      * arch number of SMDK2410-Board
218      * 2410 arch/arm/tools/mach-types
219      * s3c2410 182 , smdk2410 193
220      */
221  gd->bd->bi_arch_number = 193;
222
223  /*
224      (ghcstop_caution)
225      adress of boot parameters:
226
227      lib_arm/armlinux.c do_bootm_linux() setup_start_tag()
228
229      */
230  gd->bd->bi_boot_params = 0x30000100;
231
232  icache_enable(); // => cpu/arm920t/cpu.c instruction cache enable
233  dcache_enable(); // => cpu/arm920t/cpu.c data cache enable
234
235  return 0;
236 }
237
238 /* ghcstop */
239 /*
240      * lib_arm/board.c start_armboot()
241      *
242      * dram start size global data structure board description
243      * structure
244      */
245 int dram_init (void)
246 {

```

```
247     /*
248     * include/asm-arm/global_data.h
249     * #define DECLARE_GLOBAL_DATA_PTR      register gd_t *gd asm ("r8")
250     * gd_t      gd      r8      register      .      stack
251     *      ...
252     */
253     DECLARE_GLOBAL_DATA_PTR;
254
255     /*
256     include/configs/smdk2410.h    Physical Memory Map
257
258     #define CONFIG_NR_DRAM_BANKS      1      // we have 1 bank of DRAM
259     #define PHYS_SDRAM_1              0x30000000 // SDRAM Bank #1
260     #define PHYS_SDRAM_1_SIZE        0x04000000 // 64 MB
261     */
262     gd->bd->bi_dram[0].start = PHYS_SDRAM_1;
263     gd->bd->bi_dram[0].size = PHYS_SDRAM_1_SIZE;
264
265     return 0;
266 }
267
```